An Efficient Way to Increase Performance by Using Low Power Reconfigurable Routers

نویسنده

  • Noopur Sharma
چکیده

In this paper, the advantage of the use of an NoC with reconfigurable Routers has been presented instead of homogeneous ones. . In this paper we propose the use of a reconfigurable router, where the buffer slots are dynamically allocated to increase router efficiency in an NoC, even under rather different communication loads. In the proposed architecture, the depth of each buffer word used in the input channels of the routers can be reconfigured at run time. Using reconfiguration, one can dynamically change the buffer depth to each channel, in accordance to the necessity of the application, increasing the power efficiency of the system for the same performance level. The reconfigurable router allows up to 52% power savings, while maintaining the same performance as that of a homogeneous router, but using a 64% smaller buffer size.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Highly Efficient Reconfigurable Routers in NoCs

NoC designs are based on a compromise of latency, power dissipation or energy, usually defined at design time. However, setting all parameters at design time can cause either excessive power dissipation (originated by router underutilization), or a higher latency. The situation worsens whenever the application changes its communication pattern, i.e., a portable phone downloads a new service. Th...

متن کامل

Application Mapping onto Network-on-Chip using Bypass Channel

Increasing the number of cores integrated on a chip and the problems of system on chips caused to emerge networks on chips. NoCs have features such as scalability and high performance. NoCs architecture provides communication infrastructure and in this way, the blocks were produced that their communication with each other made NoC. Due to increasing number of cores, the placement of the cores i...

متن کامل

All-Optical Reconfigurable-Tunable 1×N Power Splitter Using Soliton Breakup

In this paper, we numerically simulated a glass-based all-optical 1×N power splitter with eleven different configurations using soliton breakup in a nonlinear medium. It is shown that in addition to reconfigurability of the proposed splitter, its power splitting ratio is tunable up to some extent values too. Nonlinear semivectorial iterative finite difference beam propagation method (IFD-...

متن کامل

Domain-specific and reconfigurable instruction cells based architectures for low-power SoC

Silicon technologies have been conforming to the maxim of Moore's law for the past 40 years [131], but, even though production prices per unit have gone down, the NRE costs for making new chips keep going up with every new technology. This made a number of applicationsectors discouraged to design new chips and in favour of adopting more generic solutions such as FPGAs and high-performance DSPs....

متن کامل

On-Chip Network Designs for Many-Core Computational Platforms

Processor designers have been utilizing more processing elements (PEs) on a single chip to make efficient use of technology scaling and also to speed up system performance through increased parallelism. Networks on-chip (NoCs) have been shown to be promising for scalable interconnection of large numbers of PEs in comparison to structures such as point-to-point interconnects or global buses. Thi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013